What is claimed is:

- 1 1. A method of forming post passivation interconnects for an integrated circuit
- 2 having a plurality of contact regions, the method comprising:
- forming a passivation layer over the integrated circuit, the passivation layer,
- 4 formed from a non-oxide material;
- forming a buffer layer over the passivation layer, the buffer layer comprising a
- 6 silicon oxide layer with a thickness substantially smaller than a thickness of the
- 7 passivation layer;
- 8 removing a top portion of the buffer layer;
- depositing a post passivation metal layer over the buffer layer after removing a
- 10 top portion of the buffer layer; and
- forming a connection pattern in the post passivation metal layer such that portions
- of the connection pattern are electrically coupled to the contact regions.
- 1 2. The method of claim 1 wherein the top portion of the buffer layer is removed in a
- 2 cleaning chamber having an inner wall comprising primarily quartz.
- 1 3. The method of claim 2 wherein the cleaning chamber is in a vacuum condition
- 2 during the removing step and wherein the post passivation metal layer is deposited over
- 3 the buffer layer after the removing step without breaking the vacuum condition in the
- 4 cleaning chamber.
- 1 4. The method of claim 1 wherein passivation layer is formed in a first chamber that
- 2 is in a vacuum condition and wherein the buffer layer is formed over the passivation layer

- 3 in the first chamber and without breaking the vacuum condition in the first chamber after
- 4 forming the passivation layer.
- 1 5. The method of claim 4 wherein the top portion of the buffer layer is removed in
- 2 the first chamber, the method further comprising breaking a vacuum condition in the first
- 3 chamber before the step of etching the buffer layer.
- 1 6. The method of claim 1 wherein the passivation layer comprises a layer of silicon
- 2 nitride.
- 1 7. The method of claim 1 wherein the passivation layer comprises more than one
- 2 layer and wherein an uppermost layer comprises silicon nitride.
- 1 8. The method of claim 1 wherein the buffer layer has a thickness less than about 25
- 2 nanometers.
- 1 9. The method of claim 1 wherein the ratio of the thickness of the passivation layer
- 2 to the thickness of the buffer layer is greater than about 20.

- 1 10. A method of depositing a conductive layer over an integrated circuit, the method
- 2 comprising:
- providing a substantially completed integrated circuit, the substantially completed
- 4 integrated circuit including a silicon nitride passivation layer at an uppermost surface;
- forming an oxide buffer layer over and abutting the silicon nitride passivation
- 6 layer, the oxide buffer layer having a thickness substantially smaller than a thickness of
- 7 the passivation layer;
- 8 forming a metal layer over and abutting the oxide buffer layer; and
- 9 patterning the metal layer.
- 1 11. The method of claim 10 wherein the oxide buffer layer is etched in a chamber that
- 2 includes quartz inner walls.
- 1 12. The method of claim 10 wherein the thickness of the silicon nitride passivation
- 2 layer is at least about 20 times greater than the thickness of the oxide buffer layer.
- 1 13. The method of claim 12 wherein the oxide buffer layer has a thickness of less
- 2 than about 25 nm.

- 1 14. A semiconductor device comprising:
- a silicon substrate having a plurality of active devices formed therein, the active
- devices being interconnected by a plurality of metal layers including an uppermost metal
- 4 layer, the uppermost metal layer including a plurality of contact regions;
- 5 a nitride passivation layer overlying the uppermost metal layer except for a
- 6 portion of the contact regions;
- an oxide buffer layer overlying the passivation layer, the buffer layer having a
- 8 thickness substantially smaller than a thickness of the passivation layer; and
- a post passivation metal layer overlying the oxide buffer layer, the post
- passivation metal layer patterned so as to electrically couple the plurality of contact
- regions to a plurality of contact pads formed in the post passivation metal layer.
- 1 15. The semiconductor device of claim 14 wherein the nitride passivation layer is
- 2 formed from silicon nitride and the oxide buffer layer is formed from silicon oxide.
- 1 16. The semiconductor device of claim 14 wherein the thickness of the oxide buffer
- 2 layer is less than 25 nanometers.
- 1 17. The semiconductor device of claim 14 wherein thickness of the nitride passivation
- 2 layer is at least about 20 time greater than the thickness of the oxide buffer layer.

- 18. A packaged integrated circuit comprising:
- a semiconductor chip having a plurality of active devices formed therein, the
- active devices being interconnected by a plurality of metal layers including an uppermost
- 4 metal layer, the uppermost metal layer including a plurality of contact regions disposed
- 5 around the periphery of the chip;

1

- a nitride passivation layer overlying the uppermost metal layer except for a
- 7 portion of the contact regions;
- 8 an oxide buffer layer overlying the passivation layer, the buffer layer having a
- 9 thickness substantially smaller than a thickness of the passivation layer;
- a post passivation metal layer overlying the oxide buffer layer, the post
- passivation metal layer patterned so as to electrically couple the plurality of contact
- regions to a plurality of contact pads formed in the post passivation metal layer, the
- contact pads being arranged over a central portion of the semiconductor chip;
- a package substrate having a plurality of contact pads arranged in a configuration
- 15 corresponding to the contact pads on the semiconductor chip; and
- a plurality of solder bumps disposed between the semiconductor chip and the
- package substrate so as to electrically couple the contact pads on the semiconductor chip
- with the contact pads on the package substrate.
 - 1 19. The packaged integrated circuit of claim 18 wherein the semiconductor chip
- 2 comprises a logic device.
- 1 20. The packaged integrated circuit of claim 19 wherein the uppermost metal layer
- 2 comprises a layer of copper.

- 1 21. The packaged integrated circuit of claim 20 wherein thickness of the nitride
- 2 passivation layer is at least about 20 time greater than the thickness of the oxide buffer
- 3 layer.